This paper deals with Gm-C biquadratic filters that use grounded capacitors. We derive a J practical HP and notch filter topologies that do not require critical component matching. The aim of this derivation was to discover new architectures. The result of this derivation is quite unexpected: there are only three distinct topologies (one notch and two highpass). None of them is particularly new because all reported in the literature biquad circuits are their embodiments.
INTRODUCTION
In general there are two analog filter synthesis techniques: the prototype-based technique and the biquad-based technique. Active filters based upon a passive prototype have lower sensitivity to component mismatch than their biquad counterparts. Biquad-based filters, on the other hand, allow for easier on-chip automatic tuning1. Both filter structures can be implemented using op-amp based integrators or Gm-C integrators.
Because of their "open-loop'' nature Gm-C integrators exhibit lower phase "errors" at higher frequency; thus they are better suited for implementation of high-frequency filters. Gm-C filter architectures that use only grounded capacitors are of special interest, because standard (digital) CMOS process does not provide high-density linear floating capacitors.
It is well known that low-pass and band-pass filter characteristics can be obtained (simultaneously) from a set of integrators2 connected in a loop. This is also true if the integrators are of the type Gm-(grounded) C. Hence, the implementation of LP and B P biquadratic filters using only grounded capacitors does not present a problem. mission zeroes (in theory) can be obtained from the same architecture by taking weighted sum of the input signal and the produced L P and B P output signals [5] , i.e.
Second order transfer functions having pair of finite trans-' "master-slave" or VCO-based tuning 'One integrator is "lossy" while the other one is "lossless" In practice however this approach fails to produce robust high-pass and notch filter characteristics. The reason is that here the "missing" numerator terms are obtained via cancellation. Thus, the attainable attenuation is determined by component matching and it is limited to 35 -40dB.
Alternative high-pass architectures with no requirements for critical component matching can be found in [ 11, [ 2 ] , [3] .
[4], [5] , [6] and probably many other publications. Gm -(grounded) C notch architectures with no component matching requirements have been reported in at least two papers While each of these fine publications provides a "good set" of filter topologies none of them seems to clearly identify the "complete set".
The aim of this paper is to derive the coinplere set of practical HP and notch filter topologies that do not require critical component matching. PI, [ a .
PRELIMINARY CONSIDERATIONS
Here will we assume that single-input/single-output (SI/SO) transconductors are to be used. Once the filter topology is determined, constraints related to a specific transconductor topology could then be taken into account. For example, two SI/SO transconductors whose outputs are coupled could be replaced by a single differential-input/SO transconductor after imposing the following two requirements: Biquads must be implemented in such a way that their natural frequencies are not affected by the cascading. This suggests that a cascadable Gm-(grounded)C biquad must have high input impedance, i.e. it must have the topology shown in Fig. 1 . The input transconductor(s) in Fig. 1 architecture converts the applied input voltage into current(s). The produced current(s) is(are) then injected into a network comprised of two grounded capacitors and several transconductor blocks. The network converts the injected current(s) into voltages. Any of these voltages4 can than be taken as an output voltage. We see that for a given Gm -(grounded)C network (mathematically described by either its admittance matrix [l'(s)] or its impedance matrix [ Z ( s ) ] ) many but finite number of transfer functions can be implemented. Thus, the study of only few Gm-C networks can yield information about large number of biquad configurations.
In the next two section several Gm-(grounded)C networks will be derived and studied.
THE TWO-NODE NETWORK
Among all networks that can exhibit second-order response The admittance matrix of this circuit, i.e.
can be inverted to obtain circuit's impedance matrix:
This matrix tells us how Fig. 2 "converts" injected currents into voltages. Thus, it shows the type of transfer functions that one can implement.
It can be easily verified that the above four entries are:
where: D ( s ) = s2C1C2+s(Cly.J2 + C~y l l ) + g l l g~? -9 1 2~2 1
Since none of the four numerators contains an s ' term 
THE THREE-NODE NETWORK
The next in complexity network is the three-node network.
Since we are concemed with circuits that exhibit a secondorder response, only two of the three nodes (say nodes "1" and "2") should be capacitively loaded. The admittance matrix of such a circuit is thus given by:' [ Q31 Q32 g33 -
Inverting the above matrix we obtain circuit's impedance matrix, i.e. 
Only z33 entry of the 2 matrix has second-order numerator.
1-22
Thus, using a three-node network one can implement transfer functions with second-order numerators. All such implementations however will have the same topology -the one shown in Fig. 3 . The denominators of all ztJ (s) entries are the same and equal to the determinant of I'(s).
Robust Notch Topologies
Since the zeroes of an ideal notch transfer function are located on the imaginary axes, both 911 and 9 2 2 must be 0. With this restriction the numerator of 2 3 3 becomes:
and the denominator becomes:
The poles and the zeroes of a robust notch filter must have the same imaginary parts. Hence, the pole and the zero imaginary part must be set by the same circuit elements. This suggests that the first two zero-order terms. of D ( s ) must equal zero, i.e.
One might be tempted to set all four transconductances g13, 9 3 2 , ~3 1 and y23 to zero. This however would also nullify setting 911, g22 and gZ1 to zero. After considering the determinants of the resulting admittance matrices we find that in each case one additional transconductor can be removed ' .
Thus, after relatively straightforward considerations we find that total of four transconductances can be eliminated. The possibilities are: 1) 911 = g"2 = g12 = g 3 1 = 0; 2 ) 9 1 1 = 9 2 2 = g 1 2 = g 2 3 = 0;
3) 9 1 1 = 922 = $ 2 1 = 9 1 3 = o; 4) 911 = g 2 2 = 921 = g 3 2 = 0; Figure 4 : The only minimal three-node network (with grounded capacitors) that can be used to implement a robust notch filter.
denominator's first-order term. Hence, we have to choose ~1 3 , g 3 2 , g31and 9 2 3 in such a way that either (7) or (8) Restrictions (6) and (7) (6) and (8) are satisfied when yI3 = yCIl = 0. In both cases we obtain the same minimal network5 (e.g. Fig. 4) . Thus, there is only one three- 
Robust High-Pass Topologies
To obtain network that has high-pass response we have to make the zero-order and the first-order terms of (5) zero. This can be done by setting {JJ 1, 922 and g1.l to zero or by Figure 5 : The only minimal three-node networks that can be used to implement high-pass transfer function.
'The difference is in the node labeling not the network connectivity.
( 11) where D ( s ) = . s 2 C 1 C 2 g 3 3 -s C l g 3 1 g 1 3 + g~l g n g 3 2 .
Again, total of six SIISO transconductors will be needed to realize Fig. 5(a) or Fig. 5(b) based HP biquads. Thus, a practical fully-differential HP biquad filter requires no less than six fully-differential transconductance elements.
Naturally, the sign of the transconductors used must be chosen in such a way that a stable network is achieved. Such sign selection is not unique. The sign selection however is trivial and for that reason it will not be discussed here.
gies allows for a classification of previously reported Gm -(grounded)C architectures. The classification of the cited in this paper architectures is given on the next page.
Parasitic capacitive loading of node "3" affects all threenode architectures. This situation becomes even more problematic if more "additional" nodes are introduced. For this reason, we believe that quad-node (see Fig. 4(a) in [3] ) and other higher-order architectures are not worth considering.
AN ALTERNATIVE VIEW
The implementation of a transfer function that has finite transmission zeroes calls for an implementation of a suitable impedance (see Fig. 3 ). The impedances required for the implementation of notch and high-pass characteristics are respectively:
The identification of the basic high-pass and notch topolo- Fig. 6 high-pass canonical form contains a non-physical element: an inductive type frequency dependent negative resistance. Its implementation is shown in Fig. 8(a) . There are two different ways to emulate the required inductor. As a result we obtain two different high-pass impedance topologies: Fig. 8(b) and Fig. 8(c) . These are identical to the previously derived Fig. 5(a) and Fig. 5 
CONCLUSIONS
We have shown that circuits with grounded capacitors that implement transfer functions with second-order numerator have at least three distinct nodes (four nodes if input node is counted). We have shown that there is only one architecture that implements robust notch transfer function and only two distinct architectures that implement robust high-pass transfer function8.
We have argued that if only grounded capacitors are used, at least six transconductors will be needed to implement high-pass and notch transfer functions.
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